Senior FPGA Engineer
Job Description
We are looking for an engineer to help us build Software Defined Radios (SDRs) for mission critical infrastructure. Our products use FPGAs to provide a high performance interface between data provided over a high speed bus (10/40/100G Ethernet), our internal IP, and high speed converter (DACs/ADCs) devices. Your primary responsibilities require you to design, simulate, implement, and validate, FPGA based architectures that interface with high speed IOs (ADC, DAC, clock) to effectively process that data (filtering, decimating, interpolating), and pass that data over a high speed busses (JESD204B/C, 10/40/100G Ethernet). This position also requires engineers to effectively document and communicate design changes, updates, challenges, to other engineers and a broader team.
Mandatory Qualifications
Experience in all of the following areas:
- Experience with Verilog (preferred) or VHDL
- High speed (>150MHz) digital designs.
- Digital Test bench creation, simulation, and maintenance
- Experience with Linux based distributions
- Working knowledge of C or C++
Minimum Experience
Experience directly implementing and debugging in at least three of the following areas:
- High speed DSP (ex; Filters, Decimators, Interpolators, etc.) design (> 150 M H z )
- High speed IO interfaces (ex; 10G/40G/100G Ethernet, PCIe, USB3, etc.) designs (> 300 M H z )
- High speed (> 325 M S P S ) Digital and Analog Converter Interfaces (JESD204B/C, LVDS, etc.)
- Low latency digital modem design (QPSK/QAM/PAM, etc)
- DDR3/4 Memory Controllers (> 1800 M T P S )
- Complex test bench creation using iverilog or verilator
- Timing closure for large (>90% utilization), complex (>5 clock domains), designs
- FPGA integration with SoC devices, external chipsets, processors, and/or microcontrollers
Optional Qualifications
The following skills are desired but not necessarily required for the position:
- Intel/Altera EDA tooling (Quartus, etc).
- FPGA integration with SDR systems
- Ethernet protocol implementations (ie; VITA-49 over UDP)
- Working in a Linux computing environment.
- Using version control systems (ie; git)
- Previous design or manufacturing experience
- Previous work with Schematic Capture and PCB Layout
- Linux Kernel driver or API Development
- Understanding of wireless radio and DSP chains
- Mixed signal board layout and schematic capture
- Open source radio projects (ie; OpenBTS, UHD, Yocto)
How to Apply
Ready to start your career as a Senior FPGA Engineer at Per Vices Corporation?
- Click the "Apply Now" button below.
- Review the safety warning in the modal.
- You will be redirected to the employer's official portal to complete your application.
- Ensure your resume and cover letter are tailored to the job description using our AI tools.
Frequently Asked Questions
Who is hiring?▼
This role is with Per Vices Corporation in Toronto.
Is this a remote position?▼
This appears to be an on-site role in Toronto.
What is the hiring process?▼
After you click "Apply Now", you will be redirected to the employer's official site to submit your resume. You can typically expect to hear back within 1-2 weeks if shortlisted.
How can I improve my application?▼
Tailor your resume to the specific job description. You can use our free Resume Analyzer to see how well you match the requirements.
What skills are needed?▼
Refer to the "Job Description" section above for a detailed list of required and preferred qualifications.